Contents

1
Introduction ......................................................... 4
Defining Environment Variables ..................................... 7
Performing a Comparison .......................................... 7

2
Comparing Two RTL Designs ........................................ 9
Compiling a VHDL Design ........................................... 9
Compiling a Verilog Design ..................................... 10
Comparing the Designs ........................................ 10
More Information ............................................. 14

3
Comparing an RTL and a Gate-Level Design ......................... 15
Preparing the Reference Library .................................. 15
Compiling the Implementation ..................................... 16
Loading the Specification into the Compare Tab .................. 20
Comparing the Designs ........................................ 21
More Information ............................................. 24

4
Using Map Commands to Disable Scan Logic ....................... 26
Compiling the Designs ........................................... 26
Detecting a Mismatch ........................................... 27
Creating a Command File ......................................... 27
Comparing the Designs ........................................ 28
More Information ............................................. 28

5
Using Counterexamples ......................................................... 30
Compiling the Specification .................................................. 30
Loading the Implementation into the Compare Tab .................. 32
Comparing the Designs ......................................................... 33
Debugging the Designs ......................................................... 34
  Locating the Appropriate Logic Cone .................................. 35
  Examining Logic Cones ....................................................... 35
  Defining Assumptions ......................................................... 38
More Information ................................................................. 41

Glossary ...................................................................................... 42

Index ......................................................................................... 47
Affirma™ equivalence checker determines whether two versions of a design — a *specification* and an *implementation* — are equivalent. Rather than performing what is often a time-consuming simulation, Affirma equivalence checker uses a set of mathematical proofs to determine whether the two designs are equivalent.

Affirma equivalence checker can perform the following comparisons:

- **RTL-to-RTL comparison**
  
  After you have written a specification at the register-transfer level (RTL), Affirma equivalence checker can verify that changes to the design do not alter its intended functionality.

- **RTL-to-gate comparison**
  
  Affirma equivalence checker can compare a gate-level netlist to the RTL design and determine whether the designs are equivalent.

- **Gate-to-gate comparison**
  
  Affirma equivalence checker can compare two gate-level netlists and verify that updates, such as test insertion and clock tree insertion, do not alter the intended functionality of the design.

In this release, Affirma equivalence checker supports RTL models written in Verilog or VHDL. It supports gate-level netlists written in Verilog only.

Whenever Affirma equivalence checker determines that two designs are not equivalent, it generates *counterexamples* that show where and how they differ. You can then define *map commands* that show the conditions under which the designs should be equivalent.

When using Affirma equivalence checker, remember the following:

- Affirma equivalence checker performs functional verification. That is, it does not take timing into account when performing a verification.
Affirma equivalence checker assumes that you have fully tested the specification. Equivalence checking can prove only that the specification and implementation are equivalent. It cannot prove that the specification is correct.

This document uses a simple CPU in its examples. (See Figure 1-1 on page 5.) This design is made up of several modules — accumulator, arithmetic logic unit, instruction register, program counter, and decoder. Several versions of this system are provided for you to run the equivalence checking examples.

**Figure 1-1  CPU Design**

The source files for the designs, written at the RTL and the gate level, and the library that these designs reference are included in the Affirma equivalence checker product kit. They are stored in the `your_install_dir/tools/examples/ivf` directory, where `your_install_dir` represents the top of your Cadence installation hierarchy.
If you want to run the examples that are described in this document, you must first change to a working directory, and then copy the example directories into your working directory, as follows:

```
cp -r your_install_dir/tools/examples/ivf .
```

The CPU design is organized in a directory structure that is similar to the one shown in Figure 1-2 on page 6.

![Figure 1-2 Equivalence Checking Directory Structure](image_url)

Each subdirectory contains a particular set of files, as follows:

- The library subdirectory contains the source file or files for the reference library, if necessary.
- The designs subdirectory contains the source files for the various versions of the design.
- The compare subdirectory is the directory from which you compile your designs and perform the comparison. Affirma equivalence checker places the compiled design and the comparison results in subdirectories of this directory.

By running the examples in this document, you will see how you can use Affirma equivalence checker at many points in the design process. However, please note that this document gives you only a quick introduction to the tool. You can read more about Affirma equivalence checker in the Affirma Equivalence Checker User Guide.
Defining Environment Variables

Before you use Affirma equivalence checker, you must define the following environment variables (where your_install_dir is the top-level directory in which Affirma equivalence checker is installed):

<table>
<thead>
<tr>
<th>Variable</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>CDS_LIC_FILE</td>
<td>Specifies the path to the Cadence license file on your system.</td>
</tr>
<tr>
<td>LD_LIBRARY_PATH (Solaris)</td>
<td>Specifies the path to the directory in which your Cadence shared libraries have been installed (usually your_install_dir/tools/lib).</td>
</tr>
<tr>
<td>SHLIB_PATH (HPUX)</td>
<td></td>
</tr>
<tr>
<td>PATH</td>
<td>Specifies the default search path for binary files. This variable must include paths to your_install_dir/tools/bin to access Affirma equivalence checker executable files.</td>
</tr>
</tbody>
</table>

Performing a Comparison

Regardless of the type of comparison that you are making — RTL-to-RTL, RTL-to-gate, or gate-to-gate — you perform the same steps:

1. Prepare the libraries, if necessary.

   The libprep command analyzes and elaborates a library and creates a hierarchy of library cells, called a reference library, that you can use in your designs. The libprep script ensures that your library cells are ready for use in equivalence checking; that is, it ensures that all of the cells are synthesizable.

   You need to prepare your libraries only once.

2. Compile the designs.

   The dp command compiles and elaborates a Verilog or VHDL design into a complete design hierarchy, in which all of the instances in the design are linked together. The compiled design is stored in a design directory.

3. Compare the designs.

   You can run Affirma equivalence checker in two ways:
Affirma Equivalence Checker Tutorial
Introduction

- With the `heck` command — You perform equivalence checking by issuing the `heck` command from the command prompt.

- With the graphical user interface (GUI) — You perform equivalence checking with the GUI by issuing the `heck -gui` command.

When it performs the comparison, Affirma equivalence checker writes information to a result directory, including a summary report file. The default result directory name is based on the names of the designs you are comparing: `design1-vs-design2`.

4. If the designs are not equivalent, locate and resolve the differences.

If the designs do not match, Affirma equivalence checker returns one or more counterexamples. You can use the counterexamples to locate the differences between the specification and the implementation.

You may need to modify your original source files, or you may need to supply Affirma equivalence checker with a set of assumptions, and then compare the designs again.

In this tutorial, you will run through these steps several times — to compare two RTL designs and to compare an RTL and a gate-level design. In addition, you will debug two cases in which Affirma equivalence checker detects differences between the designs.

More Information

You can read more about Affirma equivalence checker in the following documents:

- **Affirma™ Equivalence Checker User Guide**
- **Implementation Verification Methodology Guide**
- **Verilog Modeling Style Guide**
- **VHDL Modeling Style Guide**
- **Library Preparation Guide**
Comparing Two RTL Designs

The designs example directory contains two RTL models for the CPU. The specification is written in VHDL; the implementation is written in Verilog. You can run Affirma equivalence checker on these two designs to ensure that they are functionally equivalent. In this chapter, you perform the comparison with the heck command.

Compiling a VHDL Design

To compile the CPU design that is written in VHDL:

1. Change to your compare directory.

2. Run the dp command, as follows:

   ```bash
   dp -Design vhdl_cpulib -Top cpu ../designs/alu_rtl.vhd \
   ../designs/count5_rtl.vhd ../designs/cpu_rtl.vhd \
   ../designs/decode_rtl.vhd ../designs/reg8_rtl.vhd
   ```

   The -Design option specifies the name that you want to give to the design directory. The -Top option gives the name of the top-level entity in the design. In this example, vhdl_cpulib is the name of the design directory; cpu is the name of the top-level entity. The dp command compiles the design and creates an SMV file in the design directory.

   As it compiles the design, the dp command displays the following messages:

   ```
   Compiling with ncvhdl...
   Elaborating with ncelab...
   Generating SMV with CFE...
   SMV generation successful!
   ```

   **Note:** A Makefile in the compare directory defines a target for this design. If you prefer, you can use the following command to prepare this design:

   ```bash
   make compile_vhdl
   ```
Compiling a Verilog Design

To compile the Verilog design, you run the `dp` command from your `compare` directory, as follows:

```
dp -Design verilog_cpulib -Top cpu .. designs/alu.v \
../designs/count5.v ../designs/cpu.v ../designs/decode.v \
../designs/reg8.v
```

The `-Design` option specifies the name that you want to give to the design directory. The `-Top` option specifies the name of the top-level module in the design.

The `dp` command displays the following messages as it compiles the design:

```
Compiling with ncvlog...
Elaborating with ncelab...
Generating SMV with CFE...
SMV generation successful
```

These messages indicate that `dp` has successfully compiled and elaborated the design, thus creating the design directory named `verilog_cpulib`. The messages also indicate that `dp` has created the SMV file for the design.

**Note:** A Makefile in the `compare` directory defines a target for this design. If you prefer, you can use the following command to prepare this design:

```
make compile_verilog
```

Comparing the Designs

To compare the two designs with the `heck` command, enter the following command from the `compare` directory:

```
heck -Spec vhdl_cpulib:cpu:a -Impl verilog_cpulib:cpu
```

The specification is a VHDL design. Therefore, the `-Spec` option specifies the name of the design directory, the top-level entity, and the architecture for the specification. In this example, the entity name is `cpu` and the architecture name is `a`. If you do not specify a top-level entity and architecture, Affirma equivalence checker uses the top-level module specified in the `dp` command.

The implementation is a Verilog design. Therefore, the `-Impl` option specifies the name of the design directory and the top-level module in the implementation. In this example, the name of the top-level module is `cpu`. If you do not specify a top-level module, Affirma equivalence checker uses the top-level module specified in the `dp` command.
When it compares the two designs, heck writes messages to stdout. These messages provide information about the version of Affirma equivalence checker that you are running and the command-line options that you have used to invoke it. For example:

v2.20-n (c) Copyright 1998 - 2000 Cadence Design Systems, Inc.
Arguments: -CmdFile your_install_dir/tools/heck/include/defmaps/defcmd.txt -Spec vhdl_cpulib:cpu:a -Impl verilog_cpulib:cpu
Result Directory: vhdl_cpulib_vs_verilog_cpulib

As heck analyzes the designs, it displays its progress. For example:

Compiling specification and implementation designs...
Generating hierarchy and verification data...
Reading maps from your_install_dir/tools/heck/include/defmaps/defcmd.txt...
Mapping latches by name...
Not all latches could be mapped by name.
Refer to vhdl_cpulib_vs_verilog_cpulib_1/map/map.detail for mapping information.
Performing functional latch mapping and verification...
RESULT: Implementation satisfies specification.

Generating verification reports...
WARNINGS: 0
ERRORS: 0

When it completes the comparison, Affirma equivalence checker creates a report that summarizes the results. This file is called heck.report, and it is placed in the result directory, a subdirectory of the directory in which you performed the comparison.

For example, heck generates the following report file for the RTL-to-RTL comparison of the CPU:

<table>
<thead>
<tr>
<th>Specification</th>
<th>Implementation</th>
</tr>
</thead>
<tbody>
<tr>
<td>Design</td>
<td>vhdl_cpulib</td>
</tr>
<tr>
<td>Module</td>
<td>cpu:a</td>
</tr>
<tr>
<td></td>
<td>verilog_cpulib</td>
</tr>
<tr>
<td></td>
<td>cpu</td>
</tr>
</tbody>
</table>

RESULT: Implementation satisfies specification.

<table>
<thead>
<tr>
<th>Type of Comparison Points</th>
<th>Match</th>
<th>Mismatch</th>
</tr>
</thead>
<tbody>
<tr>
<td>Primary outputs</td>
<td>15</td>
<td>0</td>
</tr>
<tr>
<td>Black box boundaries</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>Glass box boundaries</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>Latches</td>
<td>28</td>
<td>0</td>
</tr>
</tbody>
</table>

CONDITIONS
Affirma Equivalence Checker Tutorial
Comparing Two RTL Designs

----------
No conditions were specified for this comparison run.

WARNING COUNT
-------------
Comparison: 0 warnings

Compilation:
Spec: 0 warnings
Impl: 0 warnings

ERROR COUNT
----------
0 errors

------------------------------------------
COMPILE INFORMATION
-------------------
Specification:

% dp -Design vhdl_cpulib -Top cpu ../designs/alu_rtl.vhd
../designs/count5_rtl.vhd ../designs/cpu_rtl.vhd ../designs/decode_rtl.vhd
../designs/reg8_rtl.vhd
  Date: day mm dd hh:mm:ss EDT 2000
  refer to vhdl_cpulib/dp.log for more information

Implementation:

% dp -Design verilog CPULIB -Top cpu ../designs/alu.v ../designs/count5.v
../designs/cpu.v ../designs/decode.v ../designs/reg8.v
  Date: day mm dd hh:mm:ss EDT 2000
  refer to verilog_cpulib/dp.log for more information

------------------------------------------
COMPARISON INFORMATION
----------------------
Comparison run command:
% heck -CmdFile your_install_dir/tools/heck/include/defmaps/defcmd.txt -Spec
vhdl_cpulib:cpu:a -Impl verilog_cpulib:cpu
  Date: day mm dd mm:ss:mm 2000
  Memory used: 5 MBytes
  Run Time: 0.97s

Software Versions
-----------------
Affirma_EC: v2.20-n
cfe: v3.11.(n.n)
NC: v3.11.(n)
dp: v2.0

Affirma equivalence checker also creates a file called map/map.detail in the result directory. This file shows which latches were compared to one another, through mapping.
Affirma equivalence checker can map latches by name or by the function that they perform. If it cannot map all of the latches, Affirma equivalence checker writes the names of the unmapped latches to the map/map.detail file.

For example, Affirma equivalence checker is not able to map all of the latches in the RTL-to-RTL comparison by name. It mapped the remaining latches by function. Therefore, the contents of the map/map.detail file are as follows:

```
# Latches mapped by default name
map spec:alu1.aluout[0] impl:alu1.aluout[0]
map spec:decode1.state[0] impl:decode1.state[0]
map spec:ireg1.dataOut[0] impl:ireg1.dataOut[0]
map spec:alu1.zero impl:alu1.zero
```

```
# Cannot map spec latch pcount1.qout[1] by name;
# Cannot map spec latch pcount1.qout[2] by name;
# Cannot map spec latch pcount1.qout[3] by name;
# Cannot map spec latch pcount1.qout[4] by name;
# Cannot map spec latch pcount1.qout[5] by name;
# Cannot map impl latch pcount1.q[1] by name;
# Cannot map impl latch pcount1.q[2] by name;
# Cannot map impl latch pcount1.q[3] by name;
# Cannot map impl latch pcount1.q[4] by name;
```
# Cannot map impl latch pcount1.q[5] by name;
# The following map commands were generated by Heck during latch mapping
# by function:

#------------------------------------------------------------
# Affirma_EC:       v2.20- n
# cfe:              v3.11. (n.n)
# NC:               v3.11. (n)
# dp:               v2.0

Note: A Makefile in the compare directory defines a target for this comparison. If you prefer, you can use the following command to compare these designs:

make compare_vhdl_verilog

More Information

This chapter has shown you the basic heck command-line options. You may also want to try the following heck options:

-ResultDir Specifies the name of the directory to which heck writes output files. The default result directory name is based on the names of the designs in the comparison: design1-vs-design2.

-Keep Prevents the equivalence checker from overwriting a result directory with the same name.

-Version Returns the version of Affirma equivalence checker that is installed on your system and exits without further processing.

-Help Displays a short description of the heck command-line options.
Comparing an RTL and a Gate-Level Design

Suppose that you have synthesized the CPU model to produce a gate-level netlist. You can use Affirma equivalence checker to compare the netlist to the RTL design and to determine whether the designs are functionally equivalent.

The `designs` example directory contains a netlist for the CPU, and the `library` directory contains a reference library, which the gate-level netlist uses. You must prepare this library before you compile the design. In this example, you will use the GUI to compare the designs.

Preparing the Reference Library

To prepare the reference library, enter the following `libprep` command from the `library` directory:

```
libprep -v demo_lib.v -work demoLib -import -include cells_list
```

The `-v` option specifies the name of the Verilog source file that contains the library cell definitions. The `-work` option specifies the name that you want to give to the reference library.

The `-import` option specifies that you want `libprep` to translate nonsynthesizable cells into a synthesizable form, and the `-include` option specifies the name of the file that contains the cells that you want `libprep` to import.

As it compiles the library, `libprep` displays the following messages:

```
LibPrep: v03.11-p001: (c) Copyright 1996 - 1999 Cadence Design Systems, Inc.
Build on Wed May 10 13:17:54 IST 2000 bulbul.Cadence.COM vcalds
Started at: Mon Jul 10 10:15:42 EDT 2000
ncvlog -work demoLib -nocopyr -pragma -append_log -linedebug -view heck
/hm/claudia/examples/library/.timescale.v <files>

Verilog compilation (ncvlog) successful
LibImport: v03.11-p001: (c) Copyright 1996 - 1999 Cadence Design Systems, Inc.
Build on Wed May 10 13:17:49 IST 2000 synserv1 vcalds
Started at: Mon Jul 10 10:15:48 EDT 2000
```
Generating Verilog Code for module DFFR
Generating Verilog Code for module SDFFR
LibImport completed: Mon Jul 10 10:16:26 EDT 2000
ncvlog -work demoLib -nocopyr -append_log -pragma -linedebug -view heck
lib.output.demoLib
Verilog compilation (ncvlog) for imported library successful

Library compilation for demoLib completed successfully
Libprep completed: Mon Jul 10 10:16:26 EDT 2000

Note: A Makefile in the library directory defines a target for this reference library. If you prefer, you can use the following command to prepare the library.
make demolib

Compiling the Implementation

You can compile your designs with the GUI, if you have not already done so with the dp command.

In this example, you use the verilog_cpulib design that you compiled in Chapter 2, “Comparing Two RTL Designs”. This design is the specification. You must compile the gate-level netlist, which is the implementation in this comparison, as follows:

1. Invoke the GUI by entering the following command from the compare directory:

   heck -gui

   The Affirma equivalence checker main window appears. (See Figure 3-1 on page 17).

   The Main window is divided into a number of tabs. These tabs let you compile your designs, compare your designs, and examine counterexamples, latch mapping tables, and the results of a comparison. Affirma equivalence checker moves between tabs as you work with your designs, and you can move between the tabs at any time by clicking on them.

   When it starts up, the GUI displays the Compile tab so that you can prepare your designs for equivalence checking. The Compile tab has two subtabs, which let you switch between the specification and the implementation.
If this is the first time that you have run Affirma equivalence checker, the GUI also displays a message box that indicates that Affirma equivalence checker has created an empty project for you. (See Figure 3-2 on page 18.) You create a *project* as you work with Affirma equivalence checker, and you can save the project when you exit from the GUI.
Click OK to dismiss the message box.

The GUI also displays a Tip of the Day message box. (See Figure 3-3 on page 18.) This message box pops up whenever you start up the equivalence checker.

You can disable this message box by deselecting the Show tips at startup button, or browse through other tips by clicking Next Tip.

Close this message box by clicking Close.

2. Open the Implementation subtab and click Add below the list area. Affirma equivalence checker creates an empty text field. You can enter the name of the Verilog files that make up your design directly into the text field. For this example, enter ../designs/gates.v and press Return.

If you do not know the name or location of a file, you can click Browse to navigate the directory structure and select the file that you want to compile.
3. In the Design Name field, enter the name that you want to give to the design directory and the name of the top-level module. In this example, enter gates_cpulib in the Design Name field, and enter cpu in the Module field.

4. Enter the path to your reference library in the Library Path field. For this example, enter ../library/demoLib. This is the path to the reference library that you compiled in Preparing the Reference Library on page 15.

Figure 3-4 on page 19 shows the Compile tab for the implementation.

5. Click Compile Implementation.

Affirma equivalence checker displays messages in the Command area at the bottom of the Main window. These messages show you that Affirma equivalence checker has
successfully compiled the design. Affirma equivalence checker then displays the implementation design hierarchy, as shown in Figure 3-5 on page 20.

Figure 3-5 Implementation Design Hierarchy

![Implementation Design Hierarchy](image)

**Loading the Specification into the Compare Tab**

After it compiles the implementation, Affirma equivalence checker opens the Compare tab. (See Figure 3-7 on page 21.) In this tab, Affirma equivalence checker displays information about the design that you compiled — gates_cpulib. If you have already compiled the Verilog RTL model (verilog_cpulib), as described in Compiling a Verilog Design on page 10, you can load that design directly into the Compare tab, as follows:

➤ Click on the *Browse* button to the right of the *Specification Design* field and select *verilog_cpulib* from the list of designs in the Select Design form, as shown in Figure 3-6 on page 20. Click *OK* to load the design.

Figure 3-6 Loading the Specification into the Compare Tab

![Loading the Specification into the Compare Tab](image)
Comparing the Designs

Below the design information, the Compare tab contains the options that Affirma equivalence checker uses when it performs the comparison. Initially, the Compare tab displays the default settings for the name of the result directory and the latch mapping method (name and function mapping). The *Extended Options* field lets you enter any command-line options that the `check` command accepts. For a list of these options, click the button to the right of the text field.

To compare the designs:

1. Accept the default settings (shown in *Figure 3-7* on page 21) by clicking *Compare Designs*.

*Figure 3-7  Comparison Settings*

When it compares the two designs, Affirma equivalence checker writes messages to the Command area at the bottom of the window. These messages provide information about the tool’s progress through the comparison.
When it has finished the comparison, Affirma equivalence checker displays the summary report file, `heck.report`, in the Results tab. (See Figure 3-8 on page 22.) The Results tab shows the names of the designs that were compared and a statement that the implementation satisfies or does not satisfy the specification. Other information in the report includes a summary of the number and types of comparison points and any conditions, such as map commands, that were in effect during the comparison.

Figure 3-8  Results Tab

If you want to see how Affirma equivalence checker mapped latches in this comparison, you can open the Latch Maps tab. (See Figure 3-9 on page 23.)
2. Exit from the GUI by choosing *Exit* from the *File* menu.

Affirma equivalence checker displays a message box that asks if you want to save your project settings to a file. (See Figure 3-10 on page 24.) When you save your project settings, Affirma equivalence checker saves information about the designs that you have worked on. It also saves the options that you used when comparing the designs. You can load this project file into the GUI at any time, and continue your equivalence checking without recompiling the designs or reselecting your comparison options.

![Figure 3-9 Latch Maps Tab](image)
3. Affirma equivalence checker opens a File Selection form. (See Figure 3-11 on page 24.) By default, the project file is named `heck.project`; it is stored in the `compare` directory. Click **OK** to accept the default project filename.

**More Information**

This chapter has shown you the basic features of the GUI. You may also want to try the following other features:

- **Options – Preferences**
  
  Lets you change the default startup options and the appearance of the GUI.
Reports – Log Files

Lets you display additional output files, including the compilation log files and the `heck.out` file.

Help – Affirma equivalence checker User Guide

Opens the online user guide.
Using Map Commands to Disable Scan Logic

When two designs have different numbers of input ports, Affirma equivalence checker cannot map all of the ports in the designs. This can cause the designs to mismatch. However, additional ports may be connected to a scan chain. If so, you can force the extra ports to a value and disable the additional logic. You may be able to prove that the designs are equivalent under that condition.

In this example, you compare two gate-level netlists. The implementation has more ports than the specification. These extra ports are the result of scan insertion. To prevent a mismatch, you create a command file that contains a map command that forces the scan enable bit to 0 and disables the scan chain.

Compiling the Designs

If you ran the examples in Chapter 3, “Comparing an RTL and a Gate-Level Design”, you created a reference library (demoLib) and a design directory for the CPU netlist (gates_cpulib). You use this design directory as the specification in this chapter, and you use the reference library to resolve cell references in the implementation.

To compile the implementation design, enter the following command from the compare directory:

dp -Design scan_cpulib -Top cpu -RefLibPath ../library/demoLib \\
../designs/gates_scan.v

This command creates a design directory named scan_cpulib, and it uses the demoLib library to resolve references to the gates that are used in the design.

Note: A Makefile in the compare directory defines a target for this design. If you prefer, you can use the following command to prepare this design:

make compile_scan
Detecting a Mismatch

When you do not use map commands, as shown in the following command, the comparison generates a mismatch, as follows:

```
heck -spec gates_cpulib:cpu -impl scan_cpulib:cpu
```

As Affirma equivalence checker maps inputs and outputs, it determines that the implementation has two extra inputs and one extra output. It displays the following warning messages:

- WARNING: Port SE is an input of impl only.
- WARNING: Port SI is an input of impl only.
- WARNING: Port SO is an output of impl only.

As a result, Affirma equivalence checker is unable to verify the designs, as shown in the following messages:

```
RESULT: Implementation DOES NOT satisfy specification.
```

Generating verification reports...
WARNINGS: 3
ERRORS: 0

The extra inputs and outputs represent the scan enable (SE), scan input (SI), and scan output (SO) signals that make up the scan chain. Before you can prove that these designs are equivalent, you need to create a command file to disable the scan logic.

Creating a Command File

Map commands let you explicitly map nets, modules, and instances that Affirma equivalence checker does not otherwise map to each other. You can also use map commands to define general name-mapping rules, which specify how the names of objects in the design are transformed through a process such as synthesis. Other map commands force signals to 0 or 1.

When you use the `heck` command, you place map commands in a text file, and then pass that file to `heck` with the `-CmdFile` option. When you define map commands with the GUI, Affirma equivalence checker makes them part of the project, so that it can include the commands in subsequent comparisons.

To create a command file that disables the scan chain in the CPU design:

1. In the `compare` directory, create an ASCII file with any text editor (such as `vi`), and insert the following map command:

   ```
   force impl:SE 0
   ```

   The `force` command forces the SE signal to 0, which disables the scan chain.
2. Save this file and (for the purposes of this example) name it mapin.txt.

Note: The compare directory contains a text file called mapin.txt, which lists all of the map commands that you need to run the examples in this tutorial and all of the examples in the Affirma Equivalence Checker User Guide. For this example, you can uncomment the force command and leave the other commands commented out.

Comparing the Designs

To compare the two designs, invoke heck from the compare directory. You use the -CmdFile option to include the command file in the comparison, as follows:

heck -Spec gates_cpulib:cpu -Impl scan_cpulib:cpu -CmdFile mapin.txt

When Affirma equivalence checker tries to map the inputs and outputs, it displays the following messages:

Reading maps from mapin.txt...
WARNING: Port SE is an input of impl only.
WARNING: Port SI is an input of impl only.
WARNING: Port SO is an output of impl only.

However, when Affirma equivalence checker performs the comparison, it applies the force command and finds the designs to be equivalent:

RESULT: Implementation satisfies specification.

Generating verification reports...
WARNINGS: 3.
ERRORS: 0.

Note: A Makefile in the compare directory defines a target for performing this comparison. If you prefer, you can use the following command to compare these designs:

make compare_gates_scan

More Information

This chapter has shown you how to force the value of a net by using a command file. You may want to try the following other ways to control how heck maps objects in the two designs:

-LatchMapMethod Lets you specify how Affirma equivalence checker maps latches: name, function, or nameFunction.

-AutoLatchInvert Specifies that you want the equivalence checker to invert latches in both designs so that they contain identical state encoding.
-Similar

Specifies that you want Affirma equivalence checker to compare two comparison points if they have the same name. This option is recommended for gate-to-gate comparisons.
Using Counterexamples

When two designs are not equivalent, Affirma equivalence checker generates counterexamples, which show the inputs, the outputs, and the logic that produce a mismatch.

In this chapter, you run Affirma equivalence checker with the GUI to examine a counterexample and to locate the difference between the designs. You then map the inverted latches and run Affirma equivalence checker again.

Compiling the Specification

To compile the specification for this example:

1. Invoke the GUI, by entering the following command from the compare directory:

   ```bash
check -gui &
   ```

   If you have saved the project file as described in Chapter 3, “Comparing an RTL and a Gate-Level Design”, the user interface displays a message box similar to the one shown in Figure 5-1 on page 30.

Figure 5-1  Project File Message Box
Click OK to dismiss the message box, and then choose File – New Project – Empty from the menu bar to clear the project information from the user interface.

By default, Affirma equivalence checker loads the project file that you have most recently saved when you start up the user interface. To change this default behavior, choose Options – Preferences from the menu bar and enable the Create a new project button in the Project tab.

2. In the Compile tab's Specification subtab, click VHDL. The GUI displays the tab fields that apply to VHDL designs. (See Figure 5-2 on page 31.)

**Figure 5-2 Compile Tab for VHDL Designs**

![Compile Tab for VHDL Designs](image)

3. Click Add, and then click Browse to choose the VHDL files that you want to compile from the File Selection form. Use the Look in menu to find the designs directory, then hold down the Control key and select `alu_rtl.vhd`, `count5_rtl.vhd`, `cpu_rtl.vhd`, `decode_invert_rtl.vhd`, and `reg8_rtl.vhd`, as shown in Figure 5-3 on page 32.
Click OK to confirm your selection and close the form.

4. Enter invert_cpulib in the Design Name field, and enter cpu in the Entity Architecture field of the Compile tab.

5. Click Compile Specification to compile the design.

**Note:** A Makefile in the compare directory defines a target for this design. If you prefer, you can use the following command to prepare this design:

\[
\text{make compile_invert}
\]

## Loading the Implementation into the Compare Tab

If you have already compiled the verilog_cpulib design as described in **Compiling a Verilog Design** on page 10, you can load it directly into the Compare tab, as follows:

1. Open the Compare tab.

2. In the Implementation Design field, click Browse and select the verilog_cpulib design.

**Figure 5-4** on page 33 shows the Compare tab for this comparison.
Comparing the Designs

To compare the designs:

1. In the Compare tab, click *Compare Designs*.

When Affirma equivalence checker compares these two designs, it finds that they are not equivalent, and it displays the following message in the Command area of the window:

RESULT: Implementation DOES NOT satisfy specification.

Generating verification reports...

WARNINGS: 0
ERRORS: 0

Affirma equivalence checker also displays a warning message box. (See Figure 5-5 on page 34.) Click *OK* to dismiss the message box.
Debugging the Designs

When the designs do not match, Affirma equivalence checker opens the Counterexamples tab (Figure 5-6 on page 34). This tab contains a table of the outputs that do not match, a table of the corresponding inputs, and the *logic cones* that drive the outputs.
Locating the Appropriate Logic Cone

When you use functional latch mapping, the difference between the designs can sometimes occur within the logic cone of the counterexample. Other times, it can occur in the logic that drives the logic cone. In these cases, you need to generate counterexamples for the upstream logic to locate the difference between the designs.

To locate the appropriate logic cone, you begin by looking at the Inputs table. (See Figure 5-7 on page 35.) The user interface displays a red light, labeled *Match*, when there are inputs that Affirma equivalence checker could not map or when an input in one of the designs does not contribute to the output of the logic cone. Unmapped inputs are displayed in red, and they have no corresponding inputs in the other column of the table. Inputs that do not contribute to the output are displayed in italics.

---

**Figure 5-7  Inputs Table**

![](image)

When the table shows unmapped inputs, the difference in the designs is likely to occur in upstream logic. When all of the inputs map, the difference is likely to occur in the current logic cone. In this example, all of the inputs have corresponding inputs in the other column of the table. Therefore, the difference between the designs is probably in the current logic cone.

Examining Logic Cones

A logic cone is made up of gate symbols, which are connected in a tree-like structure. Outputs are labeled with a name and a value, either 0, 1, x (for don’t-care values), Z (for high-impedence values), or * (for values that do not contribute to the output of the logic cone). If a subcone is displayed as [ . . . ], it does not contribute to the result of the logic cone, and it is elided. Its output value is displayed as <*>.

You can expand and collapse each branch of the tree (subcone) by clicking on the button that connects the subcone to the tree. Expanding and collapsing subcones can help you to concentrate on specific areas of the logic cone.

By looking at the corresponding subcones in the two designs, you can identify the subcones that contribute to the output, and identify those that cause the mismatch. For example:
1. Click the down arrowhead at the bottom of the logic cone area for the specification. This enlarges the logic cone display, so that you can see the entire logic cone for this example. Enlarge the implementation logic cone area in the same way.

In Figure 5-8 on page 36, the top-level gate in both designs is a MUX. The first subcone represents the select line. When its value is 1, it selects the second subcone; when its value is 0, it selects the third subcone.

**Figure 5-8 Logic Cones for the CPU Design**

![Logic Cones for the CPU Design](image)

In the specification, the select value is 0, which selects the third subcone, `decode1.state[0]`. In the implementation, the select value is 1, which selects the second subcone. This subcone is an AND function of the `reset` signal and an elided subgraph. Because a 0 and any other value produces 0, the elided subgraph has no effect on the output value.

By looking at these logic cones, you can conclude that the specification is loading the data value, and the implementation is in reset mode. It is possible that the reset signals in the two designs are inverted.

2. Click the Source icon in the Main Window tool bar. This opens up two Affirma SimVision source file browser windows, which let you view the source files for these designs. The specification is displayed in the upper window; the implementation is displayed in the lower window.

3. Click on the `decode1.state[0]` signal in either logic cone window, and the Affirma SimVision source file browser displays the portion of the source code in which that signal is defined. (See Figure 5-9 on page 37.)
In the specification, the if statement is executed if $\text{rst}$ is 1; the corresponding if statement in the implementation is executed if $\text{rst}$ is 0.

Figure 5-9  Locating the Differences in the Source Files
Defining Assumptions

When you know where the designs differ, you can supply Affirma equivalence checker with some assumptions in the form of map commands, and then try to prove that the designs are equivalent based on those assumptions. For example, you can map the `decode1.rst` signal in the specification to the inverse of the `decode1.rst` signal in the implementation, and see if the designs are equivalent under that condition.

To map and invert two signals:

1. Choose *Forces & Maps* from the *Project* menu. Affirma equivalence checker opens the Forces & Maps form. (See Figure 5-10 on page 38.)
2. Select the \textit{decode1:decode:A} entity from the specification Design Hierarchy area. This shows the inputs and outputs of the modules in the list of specification signals on the right. Then select \textit{decode1:decode} from the implementation Design Hierarchy area. This shows the inputs and outputs of the module in the list of implementation signals.

3. Select the \textit{rst} signal in both the specification and the implementation signal lists.

4. Select \textit{Drive} from the \textit{Signal Map} menu. The drive command causes Affirma equivalence checker to assume that this pair of nets is driven by the same logic. Click \textit{Add} to add the signals to the Signal Maps table at the bottom of the form. However, this command does not invert the signals.

5. Select the row in the Signal Maps table and click \textit{Invert} above the table. This inverts the implementation signal, indicated by the tilde (\textasciitilde) before the signal name. (See Figure 5-11 on page 40.)
6. Click $OK$ to apply this map command and to dismiss the Forces & Maps form.

7. Open the Compare tab and click $Compare Designs$. This time, Affirma equivalence checker finds the designs to be equivalent.

8. Exit from Affirma equivalence checker.
More Information

This chapter has shown you how to use the `drive` command and the `invert` operator to provide Affirma equivalence checker with some initial assumptions. You may also want to try the following other commands:

<table>
<thead>
<tr>
<th>Command</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Force</strong></td>
<td>Forces a net to a value, either 0 or 1.</td>
</tr>
<tr>
<td><strong>Check</strong></td>
<td>Checks the equivalence of the logic that drives a pair of nets.</td>
</tr>
<tr>
<td><strong>Check and drive</strong></td>
<td>Checks the equivalence of the logic that drives a pair of nets,</td>
</tr>
<tr>
<td></td>
<td>and assumes that the nets are driven by the same logic value.</td>
</tr>
<tr>
<td><strong>Black box</strong></td>
<td>Ignores a pair of modules or instances when performing the comparison.</td>
</tr>
<tr>
<td><strong>Glass box</strong></td>
<td>Verifies a pair of modules or instances separately from their context.</td>
</tr>
<tr>
<td><strong>Pipe</strong></td>
<td>Performs pipeline retiming optimizations on the specified modules or instances.</td>
</tr>
</tbody>
</table>
Glossary

assumption

An assumption is a condition that you apply to your designs during a comparison to determine the conditions under which they prove equivalent. For example, an assumption can map two ports, force a signal to a value, or map two nets.

See also map command.

black box

A black box represents a module that you want to exclude from the comparison, such as a memory module, an IP module, or a module that has not yet been implemented.

comparison directory

The comparison directory is the directory in which you perform a comparison. Affirma equivalence checker places all of its output files in a subdirectory of the comparison directory. When you run the GUI, you can change the comparison directory, but you cannot change your current working directory.

See also result directory.

counterexample

A counterexample consists of the input values, output values, and the logic cones in both the specification and the implementation that do not match.

See also logic cone, specification, and implementation.

design directory

A design directory is a collection of modules that have been compiled, linked, and initialized. For equivalence checking, the design directory also contains an SMV representation of your design, which forms the basis of the comparison.
equivalence checking

Equivalence checking is a static verification technique that proves whether two designs are functionally equivalent.

functional latch mapping

When it uses functional latch mapping, Affirma equivalence checker maps latches in one design to latches in the other design based on the functions that these latches perform. The names of latches do not need to be the same in both designs.

glass box

A glass box represents a module that you want to check without regard to the logic that encloses it. Glass boxing represents a more restrictive form of equivalence checking.

See also *specification*.

instance mapping

Instance mapping is the process by which Affirma equivalence checker determines which instances in the designs should be compared. Affirma equivalence checker supports the following types of instance mapping: black boxing, glass boxing, and pipeline retiming.

See also *black box*, *glass box*, and *pipeline retiming*.

latch

For the purposes of equivalence checking, a latch can be any sequential element, such as a register, flip-flop, memory, or level-sensitive latch.

library name

Design library names for Verilog designs have the following format:

```
library.cell:view
```
The *library* is the name of the top-level directory that contains the design. The *cell* is the name of the top-level module in the design. The *view* describes the type of cells that are stored in the library. For Affirma equivalence checker, the default view name is `heck`.

Design library names for VHDL designs have the following format:

```
library.entity:entity
library.entity:architecture
```

The *library* is the name of the top-level directory that contains the design. The *entity* is the name of the top-level entity in the design. The keyword *entity* specifies the most recently elaborated architecture. The second form of the library name lets you specify an architecture name.

**logic cone**

A logic cone is the combinational logic that drives a comparison point.

See also *comparison point*.

**name latch mapping**

When you use name latch mapping, Affirma equivalence checker maps latches that have the same names in both designs.

**map command**

A map command defines the assumptions that Affirma equivalence checker makes when it performs a comparison. There are several types of map commands that force a signal to a value, map nets, and map modules and instances.

See also *assumption*.

**map file**

A map file is an ASCII file that contains map commands for use with Affirma equivalence checker in command-line mode.

See also *map command*.

**mapping**

Mapping is the mechanism by which Affirma equivalence checker determines which comparison points to compare.

See also *comparison point*. 
Module mapping is the process by which Affirma equivalence checker determines which modules in the designs should be compared. Affirma equivalence checker supports the following types of module mapping: black boxing, glass boxing, and pipeline retiming.

See also black box, glass box, and pipeline retiming.

Pipeline retiming is a sequential optimization that repositions the registers in a circuit. Pipeline retiming can improve the area of a design by reducing the number of registers. It can also improve the timing of a design. Affirma equivalence checker can verify pipeline-retimed designs that have no circularity in their latch dependencies.

A project is a collection of information about a pair of designs that you want to compare, such as the pointers to the design directories, the settings that you want to use when creating cycle models, the settings that you want to use when comparing the designs, and the information that the comparison returns. As you work with Affirma equivalence checker, you create a project. You can save a project to a file and load it into Affirma equivalence checker whenever you want to work with the same pair of designs.

A reference library is a collection of related cells that are used by one or more designs. A cell describes an individual building block of a chip or a system.

The result directory is the directory in which Affirma equivalence checker places its output files.

See also comparison directory.

An SMV file contains the Symbolic Model Verifier (SMV) representation of a design that you want to compare. The `dp` command generates the SMV file, which is the basis for the comparison.

The specification is one of the designs that is involved in an equivalence check. You must fully test the specification before you do equivalence checking. The specification can be
a design that is written at the register-transfer level (RTL), a gate-level netlist, or a physical netlist.

See also implementation.
# Affirma Equivalence Checker Tutorial

## Index

### A

AND gate  
in logic cone 36  
architecture name  
for heck command 10  
assumption 42  
see also map command  
-AutoLatchInvert option, heck command 28

### B

black box 42  
command 41

### C

CDS_LIC_FILE environment variable 7  
check and drive command 41  
check command 41  
-CmdFile option, heck command 27 to 28  
Command area  
comparison messages  
mismatch 33  
progress 21  
compilation messages 19  
Compare tab  
comparing designs that do not match 33  
default settings 21  
loading a compiled design into 20, 32  
with map commands 40  
comparison 7  
default settings 21  
RTL-to-gate 15  
RTL-to-RTL 9  
using counterexamples 30  
using map commands 26  
comparison directory 42  
comparison point 42  
compilation 7  
with dp command  
Verilog netlist 26

### D

design directory 7, 42  
specifying name in Compile tab 19  
Design Hierarchy area 20  
selecting modules in 39  
-Design option, dp command  
for Verilog 10  
for VHDL 9  
directory structure  
of CPU design 6  
don’t-care value 35  
dp command 7  
for Verilog 10  
for VHDL 9  
drive command 39

### E

entity  
for dp command 9  
entity name  
for heck command 10  
environment variables 7  
equivalence checking 4, 7, 43

### F

File Selection form 24, 31  
First-Time User message box 18  
force command 27, 41  
Forces & Maps form 38  
functional latch mapping 43  
effect on counterexamples 35
Affirma Equivalence Checker Tutorial

G

gate symbols 35
gate-level netlist
   compiling with the GUI 16
gate-to-gate comparison 4
   comparing with command file 28
   compiling the designs 26
creating a command file 27
detecting a mismatch 27
glass box 43
command 41
graphical user interface
   see GUI
GUI 8
   compiling gate-level netlist 16
defining map commands with 27
   exiting 23
   other features 24
   Preferences menu 31

H

heck command 8, 10
creating command file for 27
extended options in Compare tab 21
other options 14
   for mapping objects 28
heck -gui command 16, 30
heck.project file 24
heck.report file 11
viewing in Results tab 22
Help menu 25
   -Help option, heck command 14
high-impedence value 35

I

-Impl option, heck command 10
implementation 4, 43
   Compile tab 16
Inputs table, Counterexamples tab 34
instance mapping 27, 43
invert button
   in Signal Maps form 39
   ~ invert operator 39

K

-Keep option, heck command 14

L

latch 43
   mapping in Compare tab 21
Latch Maps tab 22
   -LatchMapMethod, heck command 28
LD_LIBRARY_PATH environment
   variable 7
libprep command 7, 15
library 7
   see also reference library
library name 43
logic cone 44
   Counterexamples tab 34
   examining 35
   locating the appropriate 35
Look in menu 31

M

Main window 16
map command 4, 27, 44
   defining 38
   disabling scan logic 26
   other 41
map file 44
map/map.detail file
   for RTL-to-RTL comparison 12
mapping 27, 44
   results in map/map.detail file 12
   signals 38
message box
   First-Time User 18
   Mismatch warning 33
   Project File 30
   Save a Project File 23
   Tip of the Day 18
messages
   comparison 11
   in the GUI 21
   mismatch 27, 33
   compilation
      dp command 9
      in the GUI 19
<table>
<thead>
<tr>
<th>Affirma Equivalence Checker Tutorial</th>
</tr>
</thead>
</table>

<table>
<thead>
<tr>
<th>N</th>
<th>library preparation</th>
<th>Mismatch Warning message box</th>
<th>module mapping</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>15</td>
<td>33</td>
<td>27, 45</td>
</tr>
<tr>
<td></td>
<td>name latch mapping</td>
<td>name-mapping rule</td>
<td>net mapping</td>
</tr>
<tr>
<td></td>
<td>44</td>
<td>27</td>
<td>27</td>
</tr>
<tr>
<td></td>
<td>driving in Forces &amp; Maps form</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>Options menu</td>
<td>Outputs table, Counterexamples tab</td>
<td></td>
</tr>
<tr>
<td></td>
<td>24</td>
<td>31</td>
<td>34</td>
</tr>
<tr>
<td>P</td>
<td>PATH environment variable</td>
<td>project</td>
<td>pipe command</td>
</tr>
<tr>
<td></td>
<td>7</td>
<td>17, 45</td>
<td>41</td>
</tr>
<tr>
<td></td>
<td>project</td>
<td>map commands in</td>
<td>saving</td>
</tr>
<tr>
<td></td>
<td>30</td>
<td>27</td>
<td>23</td>
</tr>
<tr>
<td></td>
<td>Project File message box</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>30</td>
<td>19</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Project menu</td>
<td>Forces &amp; Maps choice</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>38</td>
<td></td>
</tr>
<tr>
<td>R</td>
<td>reference library</td>
<td>preparing</td>
<td>specifying path in Compile tab</td>
</tr>
<tr>
<td></td>
<td>7, 45</td>
<td>15</td>
<td>19</td>
</tr>
<tr>
<td></td>
<td>Reports menu</td>
<td>25</td>
<td></td>
</tr>
<tr>
<td></td>
<td>45</td>
<td>-ResultDir option, heck command</td>
<td>14</td>
</tr>
<tr>
<td></td>
<td>result directory</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>21</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>Results tab</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>22</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>RTL-to-gate comparison</td>
<td></td>
<td>4, 15</td>
</tr>
<tr>
<td></td>
<td>4</td>
<td>comparing the designs</td>
<td>21</td>
</tr>
<tr>
<td></td>
<td></td>
<td>compiling the implementation</td>
<td>16</td>
</tr>
<tr>
<td></td>
<td></td>
<td>loading the specification into the</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>GUI</td>
<td>preparing the reference library</td>
</tr>
<tr>
<td></td>
<td></td>
<td>RTL-to-RTL comparison</td>
<td>comparing designs</td>
</tr>
<tr>
<td></td>
<td></td>
<td>compiling Verilog</td>
<td>compiling VHDL</td>
</tr>
<tr>
<td></td>
<td></td>
<td>9</td>
<td></td>
</tr>
<tr>
<td>S</td>
<td>Save a File message box</td>
<td>scan chain</td>
<td>disabling logic</td>
</tr>
<tr>
<td></td>
<td>23</td>
<td>26</td>
<td>27</td>
</tr>
<tr>
<td></td>
<td>Select Design form</td>
<td>SHLIB_PATH environment variable</td>
<td>7</td>
</tr>
<tr>
<td></td>
<td>20</td>
<td>signal forcing</td>
<td>27</td>
</tr>
<tr>
<td></td>
<td></td>
<td>signal inverting</td>
<td>38</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Signal Maps table</td>
<td>39</td>
</tr>
<tr>
<td></td>
<td></td>
<td>-Similar option, heck command</td>
<td>29</td>
</tr>
<tr>
<td></td>
<td></td>
<td>SimVision source file browser window</td>
<td>36</td>
</tr>
<tr>
<td></td>
<td></td>
<td>SMV file creating for VHDL</td>
<td>9</td>
</tr>
<tr>
<td></td>
<td></td>
<td>-Spec option, heck command</td>
<td>10</td>
</tr>
<tr>
<td></td>
<td></td>
<td>specification 4, 45</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>Compile tab 16</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>synthesizable cell 7</td>
<td></td>
</tr>
<tr>
<td>T</td>
<td>Tip of the Day message box</td>
<td>18</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>-Top option, dp command for Verilog</td>
<td>10</td>
</tr>
<tr>
<td></td>
<td></td>
<td>for VHDL 9</td>
<td></td>
</tr>
<tr>
<td>V</td>
<td>-v option, libprep command</td>
<td>Verilog</td>
<td>compiling</td>
</tr>
<tr>
<td></td>
<td>15</td>
<td>10</td>
<td>43</td>
</tr>
<tr>
<td></td>
<td></td>
<td>design library name</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>specifying files in Compile tab</td>
<td>18</td>
</tr>
<tr>
<td></td>
<td></td>
<td>-Version option, heck command</td>
<td>14</td>
</tr>
<tr>
<td></td>
<td></td>
<td>VHDL</td>
<td>Compile tab 31</td>
</tr>
<tr>
<td></td>
<td></td>
<td>compiling 9</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>design library name 44</td>
<td></td>
</tr>
</tbody>
</table>

August 2000

49

Product Version 2.2
W

-work option, libprep command

15